+5
1711-1450
Monthly
2024
9884798314
YES
India
English
YES
IAEME Publication
editor@iaeme.com
The International Journal of VLSI Design (IJVD) by IAEME Publication is dedicated to advancing the field of Very Large Scale Integration (VLSI). The primary aim is to be a leading platform for disseminating cutting-edge research, theories, and practical applications within VLSI design, Electronic Design Automation (EDA) tools, system design and analysis, rapid prototyping, simulation, testing, and verification. Encompassing Domains: IJVD's scope encompasses a diverse range of topics within VLSI Design. Emphasizing both theoretical developments and practical applications, the journal covers areas such as CMOS technologies, analog and digital integrated circuits, high-level synthesis, hardware security, embedded systems, low-power design, and emerging trends in VLSI technology. Rigorous Evaluation Process: The journal maintains a stringent peer-review process, ensuring that only high-quality, original research papers, reviews, and reports are published. Stringent standards are upheld to ascertain the quality and originality of the contributions. Facilitating Collaborative Innovation: IJVD serves as a platform for fostering collaboration among academia, industry professionals, and scholars. It aims to encourage engagement and knowledge exchange, catalyzing innovation and progression in VLSI technology. The journal's objective is to nurture a dynamic environment that encourages collaboration and contributes to the evolution of the VLSI landscape. Authors are invited to contribute to our journal by submitting articles showcasing research findings, project outcomes, comprehensive surveys, and industry insights that highlight notable advancements in VLSI design and Communications. We encourage submissions that contribute novel perspectives, innovative solutions, and significant developments in these fields to further enrich the knowledge base of our readership
June, 2016
Research Scholar
April, 2025
This paper presents the design and implementation of a real-time digital alarm clock system on the Xilinx Basys 3 FPGA using Verilog HDL. Unlike traditional microcontroller-based designs, ou...
April, 2025
The increasing complexity of Very-Large-Scale Integration (VLSI) chips presents significant challenges in fault localization, particularly as traditional deterministic testing methods strugg...
June, 2025
This paper presents a highly innovative, FPGA-based smart irrigation system designed to op- timize water utilization in agriculture through advanced sensor integration and real-time control....
June, 2025
The Smart Flush Sense system heralds a disruptive innovation in next-generation san-itation, leveraging the reconfigurable architecture of an Edge Artix 7 FPGA to orchestrate a contactless, ...
OJSCloud offers a complete, free setup to get you publishing.
Start Your Free Journal!
Scholar9.com is a peer-review platform that hosts journals from across the globe. Please note that we do not own any of the journals hosted on the platform.
Our platform enables journal owners to send articles for peer review to users who have registered via https://scholar9.com/register and have consented to serve as reviewers for multiple journals. Additionally, we offer an indirect manuscript submission system for journals that are claimed and actively managed by their respective owners on Scholar9.com.
For accurate information about the indexing status of journals (in databases such as UGC CARE, Scopus, or Web of Science) and contact details, users must refer to the respective official websites.
Scholar9 is not responsible for indexing claims, manuscript acceptance/rejection, refunds of article processing charges, or any stage of the final publication process. Users are strongly advised to verify all information provided on the platform independently.
Scholar9.com disclaims liability for disputes related to indexing claims, publication decisions, or other journal-specific matters. Users are encouraged to contact the respective journal owners directly for detailed information and clarifications.