Realization of cost-effective multiplier for high speed Digital Signal Processing architectures

Veera Boopathy "Realization of cost-effective multiplier for high speed Digital Signal Processing architectures". International Transaction on Electronics and Communication Engineering, ASDF journal, Dec. 2014, https://scholar9.com/publication-detail/realization-of-costeffective-multiplier-for-high-24584