Paper Title

Realization of cost-effective multiplier for high speed Digital Signal Processing architectures

Authors

Veera Boopathy

Article Type

Research Article

Journal

Journal:International Transaction on Electronics and Communication Engineering, ASDF journal

Issue

Published On

December, 2014

Downloads