Veera Boopathy
"Realization of cost-effective multiplier for high speed Digital Signal Processing architectures".
International Transaction on Electronics and Communication Engineering, ASDF journal,
vol: ,
No.
Dec. 2014,
pp: ,
https://scholar9.com/publication-detail/realization-of-costeffective-multiplier-for-high-24584
Copy Text
True scholar network