Skip to main content
True scholar network
Login/Sign up
Publications ▼
Article List
Deposit Article
Mentorship ▼
Overview
Sessions
Q&A
Institutions
Scholars
Journals
Publications ▼
Article List
Deposit Article
Mentorship ▼
Overview
Sessions
Q&A
Institutions
Scholars
Journals
Login/Sign up
Back to Top
Paper Title
Energy Efficient IEEE 754 floating point multiplier using dual spacer delay insensitive logic
Article Type
Research Article
Journal
Circuit World-Emerald
Publication Info
Volume: 43 | Issue: 2
Published On
May, 2017
Downloads
CITATION
COPY LINK
https://scholar9.com/publication-detail/energy-efficient-ieee-754-floating-point-multiplie-21414
Abstract
SUSHMA KOYELADA "Energy Efficient IEEE 754 floating point multiplier using dual spacer delay insensitive logic". Circuit World-Emerald, vol: 43, No. 2 May. 2017, pp: , https://scholar9.com/publication-detail/energy-efficient-ieee-754-floating-point-multiplie-21414
Close
Copy Text