Go Back
November, 2011
IEEE International Conference on Intelligent Computing and Intelligent Systems (ICIS 2011)
Efficient Hardware Reduction of FIR Filter in Mixed Signal Processing
Abstract
https://scholar9.com/publication-detail/efficient-hardware-reduction-of-fir-filter-in-mixe-24256
Jayavrinda Vrindavanam
"Efficient Hardware Reduction of FIR Filter in Mixed Signal Processing".
IEEE International Conference on Intelligent Computing and Intelligent Systems (ICIS 2011),
Nov. 2011, https://scholar9.com/publication-detail/efficient-hardware-reduction-of-fir-filter-in-mixe-24256