Design and Implementation of Power Efficient Digital Clock Using FPGA

D. AJITHA "Design and Implementation of Power Efficient Digital Clock Using FPGA". IEEE International Conference on Microelectronic Devices, Circuits and Systems (ICMDCS17), Aug. 2017, https://scholar9.com/publication-detail/design-and-implementation-of-power-efficient-digit-21453