Paper Title

Design and FPGA Implementation of Optimized 32-Bit Vedic Multiplier and Square Architectures

Authors

MD ASIF

Journal

International Journal of Emerging Research in Management and Technology

Publication Info

Volume: 6 | Issue: 5

Published On

May, 2017

Downloads