Skip to main content
True scholar network
Login/Sign up
Publications ▼
Article List
Deposit Article
Mentorship ▼
Overview
Sessions
Q&A
Institutions
Scholars
Journals
Publications ▼
Article List
Deposit Article
Mentorship ▼
Overview
Sessions
Q&A
Institutions
Scholars
Journals
Login/Sign up
Back to Top
Paper Title
A Modified Test Pattern Generation Architecture for Fault Detection in BIST
Authors
PREETHI D
Journal
Journal of VLSI Design and Signal Processing
Publication Info
Published On
August, 2017
Downloads
CITATION
COPY LINK
https://scholar9.com/publication-detail/a-modified-test-pattern-generation-architecture-fo-13895
Abstract
PREETHI D "A Modified Test Pattern Generation Architecture for Fault Detection in BIST". Journal of VLSI Design and Signal Processing, Aug. 2017, https://scholar9.com/publication-detail/a-modified-test-pattern-generation-architecture-fo-13895
Close
Copy Text