A Low Power Reduction Technique Multi -Vt for Risc Core

K Prabhakara Rao "A Low Power Reduction Technique Multi -Vt for Risc Core". International Conference on Signal Processing & VLSI (SPVL 2010), https://scholar9.com/publication-detail/a-low-power-reduction-technique-multi-vt-for-risc-27028