14
Publications
0
Followers
0
Following
0
Questions
About
To excel the software/hardware professional and hold up a challenging position in corporate world through diligence and dedication and to ensure my highest contribution towards the organization I work with.
Skills & Expertise
Tanner EDA v12.6
S -edit
L -edit
PCB design
OrCAD Layout
Xilinx
FPGA
VHDL
Verilog
C
C++
MATLAB
Assembly Level Languages
PIC microcontroller programming
TSMC 90nm
180nm
0.35um
0.5um
AMS
Linux
Microsoft Windows 98
2000
XP
7
Microsoft Word
Microsoft Excel
Microsoft PowerPoint
Microsoft FrontPage
Research Interests
diligence
dedication
Connect With Me
Experience
Associate Professor
- R&D Head Electronics and Communication Engineering Department
Asst. Professor
- Electronics and Communication Engineering Department Subject: Electronics Devices & Circuits Theory & Lab, VLSI Design
Asst. Professor
- Electronics and Communication Engineering Department Subject: VLSI Design, Embedded System Design
Teaching Assistant and Project Assistant (CoE Microfocus)
- Worked in Industrial Electronics group
Lecturer
- Electronics and Communication Engineering Department Subject: Digital Electronics theory & Lab; EDC and Lab; EMI
Education
Vivekanada Global University,Jaipur
Mody Institute of Technology & Science,Laxmangarh
UNIVERSITY OF RAJASTHAN
Projects
Characterization and Configuration of prototype read out chip for the CBM Silicon Tracking System
Resources : n-xyter : read out ASIC, front end board, read out controller, GO4 analysis tool and C++ Description: n-XYTER is a charge -sensitive detector readout ASIC used in various nuclear physics experiments. It is especially popular in GSI Research Center, and in particular used by the CBM experiment for prototyping the Silicon Tracking System. Each of 128 n -XYTER readout channels incorporates a threshold discriminator, which together with hit sp arcification circuitry, enables for self -triggering. The discriminators suffer f rom the offset variation (which in many applications is equivalent to noise), and individual threshold adjustment is foreseen in the ASIC. With n -XYTER electronics, we have not yet achieved efficiency higher than 80%. One of the factors which could be attr ibuted to this less efficiency is that different threshold (reference) of comparator of every channel. So for this, to develop a technique to adjust the trim registers so that actual thresholds of comparator should be same in all channels.
SPADIC chip
Worked on SPADIC chip using XILINX (Verilog and VHDL coding) at GSI,Germany
Prepaid Energy Meter
Software: Embedded C Abstract: An innovative method to control & measure electricity.
Design of a pulse generator circuit for a single phase inverter
Tools : MPLAB & PROTEOUS Software : Assembly language of PIC18F4520. Role : Circuit Designing, test programmes, external hardware interfacing. Abstract : This is a multipurpose board for PIC18F4520, using OPAMP 747 for ADC Buffer 74ALS245 bidirectional for output ports.
Design & implementation of LLC Resonant mode Power Supply
Tools : Saber, Orcad Role : Simulation, Designing & implementation Abstract : Design of a half bridge llc Resonant Converter using FSFR2100, a set of highly integrated power switches for high efficiency.
Design & implementation of a Boost Converter
Tools : MPLAB & PROTEUS Software : Assembly language programming of PIC18F452 Role : Programming, simulation, designing & implementation Abstract : This design reduced the size of previous converters & reduced the losses of the transformer.
Conferences & Seminars (7)
Abhivyakti 2006
Abhivyakti 2007
ICICES 2014
ICRAIE - 2014
ICRCWIP -2014
NKN Winter faculty program on VLSI chip design hands on using open source EDA
National Conference on Innovations in Microelectronics, Signal Processing and Communication Technologies (V -IMPACT 2013)
Awards & Achievements (2)
🏆 COLLOSSEUM 08
Description
🏆 TECH -LAUNCH 08
Description
Professional Memberships (2)
STM Journals
Institute for Educational Research and Publication
Publications (14)
dd